

Company Profile
Website |
---|
Reviews
Featured Products
All Products
Complex Programmable Logic Devices, Altera
Show Details
MAX V device CPLD, Altera Low-power, and non-volatile CPLD architectureInstant-on (0.5ms or less) configuration timeStandby current as low as 25μA and fast power-down/reset operationFast propagation delay and clock-to-output timesInternal oscillator
Show Details
MAX V device CPLD, Altera Low-power, and non-volatile CPLD architectureInstant-on (0.5ms or less) configuration timeStandby current as low as 25μA and fast power-down/reset operationFast propagation delay and clock-to-output timesInternal oscillator
Show Details
MAX V device CPLD, Altera Low-power, and non-volatile CPLD architectureInstant-on (0.5ms or less) configuration timeStandby current as low as 25μA and fast power-down/reset operationFast propagation delay and clock-to-output timesInternal oscillator
Show Details
MAX V CPLD Development Kit The Altera MAX V CPLD Development Kit is a complete design environment that includes both the hardware and software you need to prototype the most common CPLD applications, including I/O expansion, interface bridging, power management control, initialization control, and analogue interface control. Measure CPLD power (VCCINT and VCCIO)Bridge between two different I/O voltages (adjustable VCCIO on CPLD Bank 2)Interface to external functions or devices via four connectorsRead and write to memories8Kbit user Flash memory (UFM) available within the 5M570Z CPLDI²C or SPI EEPROMs (user installed)Come up to speed quickly with your CPLD design by reusing the example designs providedRe-use the kit’s PCB board and schematic as a model for your designEmbedded USB-Blaster circuitry for CPLD configurationUser LEDs, push-buttons, and capacitor sense buttonStandard PC speaker headerTwo DC motor headersGPIO connectors to mate with daughtercards
Show Details
ByteBlaster II Programming Cable The ByteBlaster™ II download cable allows you to program and configure Altera devices. This cable drives configuration data from a standard parallel printer port on a PC to the device on the PCB. Because design changes are downloaded directly to the device, prototyping is easy and you can accomplish multiple design iterations in quick succession. Stratix® series FPGAsCyclone® series FPGAsMAX® series CPLDsArria™ GX series FPGAsAPEX™ series FPGAsACEX® 1K FPGAsMercury™ FPGAsFLEX 10K® series FPGAsExcalibur™ FPGAsEPC2, EPC4, EPC8 and EPC16 devicesEPCS1, EPCS4, EPCS16, EPCS64 and EPCS128 devices
Show Details
MAX V device CPLD, Altera Low-power, and non-volatile CPLD architectureInstant-on (0.5ms or less) configuration timeStandby current as low as 25μA and fast power-down/reset operationFast propagation delay and clock-to-output timesInternal oscillator
Show Details